Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in

the application:

Listing of Claims:

1. (Currently Amended) A method of processing an instruction, said

method comprising:

fetching said instruction using a corresponding address from a memory

unit, wherein a plurality of possible meanings are associated with said

instruction:

concatenating a portion of said corresponding address to said instruction

to form an extended instruction, wherein said portion of said corresponding

address is independent of region of said memory unit from which said instruction

is fetched; and

executing said extended instruction, wherein said portion of said

corresponding address determines a meaning for said extended instruction from

said possible meanings.

2. (Original) The method as recited in Claim 1 wherein said portion is

an address bit.

3. (Original) The method as recited in Claim 1 wherein said portion is

a plurality of address bits.

TRAN-P072

Examiner: RIZZUTO, K. Group Art Unit: 2183 4. (Original) The method as recited in Claim 1 wherein said plurality of possible meanings include an integer type of instruction and a floating point type of instruction.

5. (Currently Amended) A method of handling an instruction, said method comprising:

generating said instruction, wherein a plurality of possible meanings are associated with said instruction;

storing said instruction at a particular address in a memory unit such that a portion of said particular address enables determination of a meaning for said instruction from said possible meanings; and

before executing said instruction, fetching said instruction using said particular address from a memory unit and concatenating said portion of said particular address to said instruction, wherein said portion of said particular address is independent of region of said memory unit from which said instruction is fetched.

- 6. (Original) The method as recited in Claim 5 wherein said portion is an address bit.
- 7. (Original) The method as recited in Claim 5 wherein said portion is a plurality of address bits.

TRAN-P072 Serial No. 10/623,101 Examiner: RIZZUTO, K. Group Art Unit: 2183

- 8. (Original) The method as recited in Claim 5 wherein said plurality of possible meanings include an integer type of instruction and a floating point type of instruction.
- 9. (Original) The method as recited in Claim 5 wherein said generating said instruction and said storing said instruction are performed by a compiler.
 - 10. (Currently Amended) A system comprising:

a memory unit for storing a plurality of instructions at a plurality of addresses; and

a processor operable to fetch a particular instruction from said memory unit by providing a corresponding address, wherein a plurality of possible meanings are associated with said particular instruction, and wherein said processor is operable to concatenate a portion of said corresponding address to said particular instruction to determine a meaning for said particular instruction from said possible meanings before executing said particular instruction, wherein said portion of said corresponding address is independent of region of said memory unit from which said instruction is fetched.

11. (Original) The system as recited in Claim 10 wherein said portion is an address bit.

Page 4

TRAN-P072 Serial No. 10/623,101 Examiner: RIZZUTO, K. Group Art Unit: 2183

- 12. (Original) The system as recited in Claim 10 wherein said portion is a plurality of address bits.
- 13. (Original) The system as recited in Claim 10 wherein said plurality of possible meanings include an integer type of instruction and a floating point type of instruction.
- 14. (Original) The system as recited in Claim 10 further comprising a compiler for generating said plurality of instructions and for storing each instruction at an appropriate address in said memory unit.

TRAN-P072 Serial No. 10/623,101

Examiner: RIZZUTO, K. Group Art Unit: 2183